




Elementary Circuits



Elementary Circuits


$$\text{MUX}(\text{ctl}, \text{in}_1, \text{in}_2, \text{out}) \iff \forall t. \text{ out } t = \begin{cases} \text{in}_1 t & \text{if } (\text{ctl } t) \\ \text{in}_2 t & \text{else} \end{cases}$$

Elementary Circuits




Multiplexer

$$\text{MUX}(\text{ctl}, \text{in}_1, \text{in}_2, \text{out}) \iff \forall t . \text{out } t = \begin{cases} \text{in}_1 t & \text{if } (\text{ctl } t) \\ \text{in}_2 t & \text{else} \end{cases}$$


Delay

Elementary Circuits




Multiplexer

$$\text{MUX}(\text{ctl}, \text{in}_1, \text{in}_2, \text{out}) \iff \forall t . \text{out } t = \begin{cases} \text{in}_1 & \text{if } (\text{ctl } t) \\ \text{in}_2 & \text{else} \end{cases}$$


Delay


$$\text{DELAY}(\text{in}, \text{out}) \iff \forall t . \text{out } (t+1) = \text{in } t$$

Elementary Circuits




Multiplexer

$$\text{MUX}(\text{ctl}, \text{in}_1, \text{in}_2, \text{out}) \iff \forall t . \text{out } t = \begin{cases} \text{in}_1 & \text{if } (\text{ctl } t) \\ \text{in}_2 & \text{else} \end{cases}$$

$$\text{DELAY}(\text{in}, \text{out}) \iff \forall t . \text{out } (t+1) = \text{in } t$$


Register


Elementary Circuits



Multiplexer

$$\text{MUX}(ctl, in_1, in_2, out) \iff \forall t . \text{out } t = \begin{cases} \text{if } (ctl \ t) \text{ then } (in_1 \ t) \\ \text{else } (in_2 \ t) \end{cases}$$



Delay

$$\text{DELAY}(in, out) \iff \forall t . \text{out } (t+1) = \text{in } t$$



Register

$$\text{REG}(in, enable, out) \iff \forall t . \text{out } (t+1) = \begin{cases} \text{if } (\text{enable } t) \text{ then } (in \ t) \\ \text{else } (\text{out } t) \end{cases}$$


Construction of a circuit




Construction of a circuit



Construction of a circuit




Construction of a circuit



Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Construction of a circuit




Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Claim:

$$\text{Circ}(c, \text{in}, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Construction of a circuit



Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Claim:

$$\text{Circ}(c, \text{in}, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Sequent :

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Sequential Calculus

Sequent :

$C_1, C_2, \dots, C_n \vdash D$

“ From the assumptions C_1, C_2, \dots, C_n derive D “


Interpretation in circuit design :

“ The components C_1, C_2, \dots, C_n satisfy specification D “




Example :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

Rules for Sequential Calculus



Examples :



Proof of the register

Claim :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

Proof :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w = w$

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w[t] = w[t]$

MUX-
Rule :

$\Gamma, \text{MUX}(c, u, v, w), \Delta \vdash \text{C\#}(w[t])$

\hline

$\Gamma, \text{MUX}(c, u, v, w), \Delta \vdash \text{C\#}(\text{if}(c[t]) \text{then}(u[t]) \text{else}(v[t]))$

Proof of the register

Claim :

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Proof :

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w = w$$

$$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w t = w t$$

MUX-
Rule :

$$\Gamma, \text{MUX}(c, u, v, w), \Delta \vdash C\#(w t)$$

$$\Gamma, \text{MUX}(c, u, v, w), \Delta \vdash C\#(\text{if}(c t) \text{then}(u t) \text{else}(v t))$$

$$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w t = \text{if}(c t) \text{then}(\text{in } t) \text{else}(\text{out } t)$$

Proof of the register

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \mid\vdash w \ t = \text{if}(c \ t) \ \text{then}(\text{in} \ t) \ \text{else}(\text{out} \ t)$


DELAY-
Rule :



Proof of the register

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w \ t = \text{if}(c \ t) \ \text{then}(\text{in} \ t) \ \text{else}(\text{out} \ t)$

DELAY-
Rule:



$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{out } t+1 =$
 $\quad \text{if}(c \ t) \ \text{then}(\text{in} \ t) \ \text{else}(\text{out} \ t)$

$\Rightarrow \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \forall t. \text{out } t+1 =$
 $\quad \text{if}(c \ t) \ \text{then}(\text{in} \ t) \ \text{else}(\text{out} \ t)$

$\Rightarrow \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

q.e.d.

Synthesis of the register

Components | - Specification

Synthesis of the register

here:

$\Pi \mid - \text{REG}(\text{in}, \text{c}, \text{out})$

Components $\mid -$ Specification

Synthesis of the register

$$\Pi \dashv \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else } (\text{out } t)$$

here:

$$\Pi \dashv \text{REG}(\text{in}, c, \text{out})$$

Components \dashv Specification

Synthesis of the register

$$\exists t, \Pi \vdash \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$$
$$\Pi \vdash \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$$

here:

$$\Pi \vdash \text{REG}(\text{in}, c, \text{out})$$

Components \vdash Specification

Synthesis of the register

$$\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(x \ t)$$

$$\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(y \ t+1)$$
$$\exists t, \Pi \vdash \text{out } t+1 = \text{if}(c \ t) \text{ then (in } t) \\ \text{else(out } t)$$
$$\Pi \vdash \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then (in } t) \\ \text{else(out } t)$$

here:

$$\Pi \vdash \text{REG(in, c, out)}$$

Components \vdash Specification

Synthesis of the register

$$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x \ t = \text{if}(c \ t) \ \text{then}(\text{in } t) \\ \text{else}(\text{out } t)$$
$$\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(x \ t)$$
$$\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(y \ t+1)$$
$$\exists t, \Pi \vdash \text{out } t+1 = \text{if}(c \ t) \ \text{then} (\text{in } t) \\ \text{else}(\text{out } t)$$
$$\Pi \vdash \forall t. \text{out } t+1 = \text{if}(c \ t) \ \text{then} (\text{in } t) \\ \text{else}(\text{out } t)$$

here:

$$\Pi \vdash \text{REG}(\text{in}, c, \text{out})$$

Components \vdash Specification

Synthesis of the register

$\exists t, \text{DELAY}(x, out), \Delta |- x \ t = \text{if}(c \ t) \ \text{then}(in \ t) \ \text{else}(out \ t)$

Synthesis of the register

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash c \# (w \ t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash c \# (\text{if}(c \ t) \ \text{then}(u \ t) \ \text{else}(v \ t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x \ t = \text{if}(c \ t) \ \text{then}(\text{in} \ t) \ \text{else}(\text{out} \ t)$

Synthesis of the register

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- x t = w t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(w t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(\text{if}(c t) \text{ then}(u t) \text{ else}(v t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta |- x t = \text{if}(c t) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- \forall t. x t = w t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- x t = w t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(w t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(\text{if}(c t) \text{ then}(u t) \text{ else}(v t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta |- x t = \text{if}(c t) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- \forall t. x_t = w_t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta |- x_t = w_t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(w_t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi |- c\#(\text{if}(c_t) \text{ then}(u_t) \text{ else}(v_t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta |- x_t = \text{if}(c_t) \text{ then}(\text{in}_t) \text{ else}(\text{out}_t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w, \Delta \vdash x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash \forall t. x t = w t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x t = w t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash c \# (w t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash c \# (\text{if}(c t) \text{ then}(u t) \text{ else}(v t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x t = \text{if}(c t) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w \dashv x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w, \Delta \dashv x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \dashv x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \dashv \forall t. x t = w t$


$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \dashv x t = w t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv C\#(w t)$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv C\#(\text{if}(c t) \text{ then}(u t) \text{ else}(v t))$


$\exists t, \text{DELAY}(x, \text{out}), \Delta \dashv x t = \text{if}(c t) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

Lambda : λ



```
E t ... |- out (S t) === (if control t then in t else out t)
-----
... |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```

E t ... |- w1 t === (if control t then in t else out t)
-----
... |- forall t. out (S t) === (if control t then in t else out t )

```

Lambda : λ




```
E t ... |- w17 t === out t
```

```
-----
```


```
... |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```
... |- w17 === out
-----
... |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```
-----  
... |- forall t. out (S t) === (if control t then in t else out t )
```

Another Solution




```
E t ... |- out (S t) === (if control t then in t else out t)
-----
... |- forall t. out (S t) === (if control t then in t else out t )
```

Another Solution



```
E t, ... |- out (S t) === (if control (S t) then in (S t) else out (S t) )  
-----  
... |- forall t. out (S t) === (if control t then in t else out t )
```

Another Solution



...

... | - forall t. out (S t) === (if control t then in t else out t)

Specification Language : ML

Objects

```
datatype natural = 0
              | S of natural ;  
  
type zeit      = natural ;
type α signal  = zeit --> α ;
type boolsig   = bool signal ;
type word       = bool list ;
type wordsig   = word signal ;
```

Specification Language : ML

Functions

```
fun add      0 y = y
      add (S x) y = S (add x y)

fun rest e t = e (S t)
... resp. ...
fun rest e = fn t => e (S t)


fun register in c =
  fn (S t) => if (c t) then (in t)
                else (register in c t)
```

Proof Rules for Types

Every type definition leads to an induction scheme

```
datatype natural = 0  
    | S of natural ;
```

Type



Rule

$\Gamma \vdash P\#(0)$
 $\exists w. P\#(w), \Gamma \vdash P\#(S w)$

$\Gamma \vdash \forall w. P\#(w)$

Proof Rules for Functions

Every function definition leads to a replacement rule

```
fun add 0 y = y  
| add (S x) y = S ( add x y)
```

Function

λ

Rules

$$\frac{}{\Gamma \vdash P\#(add 0 y)}$$


$$\frac{}{\Gamma \vdash P\#(y)}$$

$$\frac{}{\Gamma \vdash P\#(add (S x) y)}$$

$$\frac{}{\Gamma \vdash P\#(S (add x y))}$$

The MinMax Problem

The following specification was introduced as a benchmark for verification and synthesis tools :



- $\text{in}, \text{out} \in \{0 \dots 256\}$
- **clear** = true $\Rightarrow \text{out}=0$
- if the last time **reset** became false was at $t=c$ then

$$\text{out}(t) = \frac{\max[\text{in}(t)] + \min[\text{in}(t)]}{2}$$

- ... etc.


MinMax Specification in ML

The specification is translated into ML ...

```
fun MinMax (cl, en, re, in) t =
  if (cl t) then (zero 8)
  else if (not reset) then
    mean(max(cl,en,re,in),min(cl,en,re,in)))
  else if ....
  ...
fun max (cl,en,re, in) 0 = 0
max (cl,en,True ,in) (S t) = 0
max (cl,en,False,in) (S t) =
  maximum(max(cl,en,False,in) t,in)
... etc. ....
```


Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.



Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.




Specification :

$\text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}) \iff$
 $\forall t . \text{out } t = f(x_1, x_2, x_3, x_4) \quad t$

Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.



Specification :


$$\text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}) \iff \forall t . \text{out } t = f(x_1, x_2, x_3, x_4) \text{ } t$$

Replacement rule

$$\Gamma, \text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}), \Delta \vdash P\#(\text{out } t)$$

$$\Gamma, \text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}), \Delta \vdash P\#(f(x_1, x_2, x_3, x_4) \text{ } t)$$

MinMax



...

... | - minmax#(clear,enable,reset,input,output)