



Elementary Circuits



Multiplexer


Elementary Circuits



Multiplexer

```
MUX(ct1,in1,in2,out) <==>  
   $\forall$  t . out t = if (ct1 t) then (in1 t)  
                    else (in2 t)
```

Elementary Circuits




Multiplexer

```
MUX(ct1,in1,in2,out) <==>  
   $\forall t$  . out t = if (ctl t) then (in1 t)  
                    else (in2 t)
```



Delay

Elementary Circuits



Multiplexer


```
MUX(ctl,in1,in2,out) <==>  
  ∀ t . out t = if (ctl t) then (in1 t)  
                    else (in2 t)
```



Delay

```
DELAY(in,out) <==>  
  ∀ t . out (t+1) = in t
```

Elementary Circuits




Multiplexer

```
MUX(ctl,in1,in2,out) <==>
  ∀ t . out t = if (ctl t) then (in1 t)
                      else (in2 t)
```




Delay

```
DELAY(in,out) <==>
  ∀ t . out (t+1) = in t
```



Register

Elementary Circuits




Multiplexer

```
MUX(ctl,in1,in2,out) <==>
  ∀ t . out t = if (ctl t) then (in1 t)
                      else (in2 t)
```



Delay


```
DELAY(in,out) <==>
  ∀ t . out (t+1) = in t
```




Register

```
REG(in,enable,out) <==>
  ∀ t . out (t+1) =
    if (enable t) then (in t)
    else (out t)
```


Construction of a circuit




Construction of a circuit



Construction of a circuit




Construction of a circuit



Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Construction of a circuit




Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Claim:

$$\text{Circ}(c, \text{in}, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Construction of a circuit



Description:

$$\text{Circ}(c, \text{in}, \text{out}) \iff \exists w . \text{MUX}(c, \text{in}, \text{out}, w) \wedge \text{DELAY}(w, \text{out})$$

Claim:

$$\text{Circ}(c, \text{in}, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Sequent :

$$\text{MUX}(c, \text{in}, \text{out}, w) , \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$$

Sequential Calculus

Sequent :

$$C_1, C_2, \dots, C_n \vdash D$$

“ From the assumptions $C_1, C_2, \dots, C_n$ derive D “


Interpretation in circuit design :

“ The components $C_1, C_2, \dots, C_n$ satisfy specification D “




Example :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

Rules for Sequential Calculus



Examples :



Proof of the register

Claim :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

Proof :

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w = w$

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w\ t = w\ t$

MUX-
Rule :

$\Gamma, \text{MUX}(c, u, v, w), \Delta \dashv\vdash C\#(w\ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Delta \dashv\vdash C\#(\text{if}(c\ t) \text{ then } (u\ t) \text{ else } (v\ t))$

Proof of the register

Claim : $\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

Proof : $\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w = w$

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w\ t = w\ t$

MUX-
Rule :

$\Gamma, \text{MUX}(c, u, v, w), \Delta \dashv\vdash C\#(w\ t)$

$\Gamma, \text{MUX}(c, u, v, w), \Delta \dashv\vdash C\#(\text{if}(c\ t)\text{ then}(u\ t)\text{ else}(v\ t))$

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w\ t = \text{if}(c\ t)\text{ then}(\text{in}\ t)\text{ else}(\text{out}\ t)$

Proof of the register

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w \text{ t} = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

DELAY-
Rule :

$\Gamma, \text{DELAY}(x, y), \Delta \vdash\!\!\vdash C\#(x \text{ t})$

 $\Gamma, \text{DELAY}(x, y), \Delta \vdash\!\!\vdash C\#(y \text{ t}+1)$

Proof of the register

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash w \text{ t} = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

DELAY-
Rule :

$\Gamma, \text{DELAY}(x, y), \Delta \vdash\!\!\vdash C\#(x \text{ t})$

 $\Gamma, \text{DELAY}(x, y), \Delta \vdash\!\!\vdash C\#(y \text{ t}+1)$

$\Rightarrow \exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{out } t+1 = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

$\Rightarrow \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \forall t. \text{out } t+1 = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

$\Rightarrow \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}) \vdash \text{REG}(\text{in}, c, \text{out})$

q.e.d.

Synthesis of the register

Components | – Specification

Synthesis of the register

here:

$\Pi \mid - \text{REG}(\text{in}, \text{c}, \text{out})$

Components $\mid -$ Specification

Synthesis of the register

$\Pi \vdash \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \text{ else } (\text{out } t)$

here:

$\Pi \vdash \text{REG}(\text{in}, c, \text{out})$

Components $\vdash$ Specification

Synthesis of the register

$$\exists t, \Pi \mid - \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$$
$$\Pi \mid - \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$$

here:

$$\Pi \mid - \text{REG}(\text{in}, c, \text{out})$$

Components $\mid -$ Specification

Synthesis of the register

$$\begin{array}{c} \Gamma, \text{DELAY}(x, y), \Delta \quad |- \quad C\#(x \ t) \\ \hline \Gamma, \text{DELAY}(x, y), \Delta \quad |- \quad C\#(y \ t+1) \end{array}$$

$\exists t, \Pi \quad |- \quad \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$

$\Pi \quad |- \quad \forall t. \text{out } t+1 = \text{if}(c \ t) \text{ then } (\text{in } t) \\ \text{else}(\text{out } t)$

here:

$\Pi \quad |- \quad \text{REG}(\text{in}, c, \text{out})$

Components $\quad |- \quad$ Specification

Synthesis of the register

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x \text{ t} = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

$\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(x \text{ t})$

 $\Gamma, \text{DELAY}(x, y), \Delta \vdash C\#(y \text{ t}+1)$

$\exists t, \Pi \vdash \text{out } t+1 = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

$\Pi \vdash \forall t. \text{out } t+1 = \text{if}(c \text{ t}) \text{ then}(\text{in } t) \text{ else}(\text{out } t)$

here:

$\Pi \vdash \text{REG}(\text{in}, c, \text{out})$

Components $\vdash$ Specification

Synthesis of the register

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x \text{ } t = \text{if}(c \text{ } t) \text{ then}(\text{in } t) \text{else}(\text{out } t)$

Synthesis of the register

$\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(w \ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(\text{if}(c \ t) \text{ then}(u \ t) \text{ else}(v \ t))$

$\exists \ t, \text{DELAY}(x, \text{out}), \Delta \vdash x \ t = \text{if}(c \ t) \text{ then}(\text{in} \ t) \text{ else}(\text{out} \ t)$

Synthesis of the register

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = w\ t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash\text{--} C\#(w\ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash\text{--} C\#(\text{if}(c\ t) \text{ then}(u\ t) \text{ else}(v\ t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = \text{if}(c\ t) \text{ then}(\text{in}\ t) \text{ else}(\text{out}\ t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash \forall t. x\ t = w\ t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = w\ t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash\text{--} C\#(w\ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Pi \vdash\text{--} C\#(\text{if}(c\ t)\ \text{then}(u\ t)\ \text{else}(v\ t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = \text{if}(c\ t)\ \text{then}(\text{in}\ t)\ \text{else}(\text{out}\ t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash \forall t. x\ t = w\ t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = w\ t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(w\ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(\text{if}(c\ t)\ \text{then}(u\ t)\ \text{else}(v\ t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = \text{if}(c\ t)\ \text{then}(\text{in}\ t)\ \text{else}(\text{out}\ t)$

Synthesis of the register

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w, \Delta \vdash x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x = w$

$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash \forall t. x\ t = w\ t$

$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = w\ t$

$\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(w\ t)$

 $\Gamma, \text{MUX}(c, u, v, w), \Pi \dashv\vdash C\#(\text{if}(c\ t)\ \text{then}(u\ t)\ \text{else}(v\ t))$

$\exists t, \text{DELAY}(x, \text{out}), \Delta \vdash x\ t = \text{if}(c\ t)\ \text{then}(\text{in}\ t)\ \text{else}(\text{out}\ t)$

Synthesis of the register

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w \mid - x = w$$

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(w, \text{out}), x = w, \Delta \mid - x = w$$

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \mid - x = w$$

$$\text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \mid - \forall t. x \ t = w \ t$$


$$\exists t, \text{MUX}(c, \text{in}, \text{out}, w), \text{DELAY}(x, \text{out}), \Delta \mid - x \ t = w \ t$$

$$\Gamma, \text{MUX}(c, u, v, w), \Pi \mid - C\#(w \ t)$$

$$\Gamma, \text{MUX}(c, u, v, w), \Pi \mid - C\#(\text{if}(c \ t) \text{ then}(u \ t) \text{ else}(v \ t))$$


$$\exists t, \text{DELAY}(x, \text{out}), \Delta \mid - x \ t = \text{if}(c \ t) \text{ then}(\text{in} \ t) \text{ else}(\text{out} \ t)$$

Lambda : λ




```
E t ... |- out (S t) === (if control t then in t else out t)
-----
...   |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```
E t ... |- w1 t === (if control t then in t else out t)
-----
...   |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```
E t ... |- w17 t === out t
-----
... |- forall t. out (S t) === (if control t then in t else out t )
```

Lambda : λ




```
... |- w17 == out
-----
... |- forall t. out (S t) == (if control t then in t else out t )
```

Lambda : λ




```
-----  
...  |- forall t. out (S t) == (if control t then in t else out t )
```

Another Solution



```
E t ... |- out (S t) === (if control t then in t else out t)
-----
...   |- forall t. out (S t) === (if control t then in t else out t )
```


Another Solution



```

E t, ... |- out (S t) === (if control (S t) then in (S t) else out (S t) )
-----
...  |- forall t. out (S t) === (if control t then in t else out t )
  
```

Another Solution



```
...
-----
...  |- forall t. out (S t) == (if control t then in t else out t )
```

Specification Language : ML

Objects

```
datatype natural = 0
                    | S of natural ;

type   zeit      = natural      ;
type    $\alpha$  signal = zeit -->  $\alpha$  ;
type   boolsig   = bool signal ;
type   word      = bool list   ;
type   wordsig   = word signal ;
```

Specification Language : ML

Functions

```
fun add      0 y = y
      add (S x) y = S (add x y)

fun rest e t = e (S t)
    ... resp. ...

fun rest e = fn t => e (S t)

fun register in c =
      fn (S t) => if (c t) then (in t)
                  else (register in c t)
```

Proof Rules for Types

Every type definition leads to an induction scheme

```
datatype natural = 0  
                | S of natural ;
```

Type

λ

Rule

$$\frac{\begin{array}{l} \Gamma \vdash\!\!\vdash P\#(0) \\ \exists w. P\#(w), \Gamma \vdash\!\!\vdash P\#(S\ w) \end{array}}{\Gamma \vdash\!\!\vdash \forall w. P\#(w)}$$

Proof Rules for Functions

Every function definition leads to a replacement rule

```
fun add 0 y = y  
  | add (S x) y = S ( add x y)
```

Function


λ

Rules

$$\frac{\Gamma \vdash\text{--} P\#(\text{add } 0 \ y)}{\Gamma \vdash\text{--} P\#(y)}$$
$$\frac{\Gamma \vdash\text{--} P\#(\text{add } (S \ x) \ y)}{\Gamma \vdash\text{--} P\#(S \ (\text{add } x \ y))}$$

The MinMax Problem

The following specification was introduced as a benchmark for verification and synthesis tools :



- $in, out \in \{0 \dots 256\}$
- **clear** = true $\Rightarrow$ **out**=0
- if the last time **reset** became false was at $t=c$ then

$$out(t) = \frac{\max[in(t)] + \min[in(t)]}{2} \quad t > c$$

- ... etc. ...


MinMax Specification in ML

The specification is translated into ML ...

```
fun MinMax (cl, en, re, in) t =  
    if (cl t) then (zero 8)  
    else if (not reset) then  
        mean(max(cl,en,re,in),min(cl,en,re,in))  
    else if ....  
        ...  
fun max (cl,en,re,    in)    0 = 0  
    max (cl,en,True ,in) (S t) = 0  
    max (cl,en,False,in) (S t) =  
        maximum(max(cl,en,False,in) t,in)  
    ... etc. ...
```


Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.



Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.




Specification :

$$\text{FUN4} (f, x_1, x_2, x_3, x_4, \text{out}) \iff$$
$$\forall t . \text{out } t = f(x_1, x_2, x_3, x_4) \ t$$

Modularization

In order to break up complexity, abstract circuits are introduced .
Abstract circuits lead to higher order specifications.



Specification :


$$\text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}) \iff \forall t . \text{out } t = f(x_1, x_2, x_3, x_4) \ t$$

Replacement rule

$$\Gamma, \text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}), \Delta \vdash\!\!\vdash P\#(\text{out } t)$$

$$\Gamma, \text{FUN4}(f, x_1, x_2, x_3, x_4, \text{out}), \Delta \vdash\!\!\vdash P\#(f(x_1, x_2, x_3, x_4) \ t)$$

MinMax



```
...
-----
...  |-  minmax#(clear,enable,reset,input,output)
```